Efficient hardware architecture for the AES-CCM protocol of the IEEE 802.11i standard
- 31 May 2010
- journal article
- Published by Elsevier BV in Computers and Electrical Engineering
- Vol. 36 (3), 565-577
- https://doi.org/10.1016/j.compeleceng.2009.12.011
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- FPGA Implementation and Performance Evaluation of AES-CCM Cores for Wireless NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- FPGA implementation cost and performance evaluation of the IEEE 802.16e and IEEE 802.11i security architectures based on AES-CCMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- WLAN security processorIEEE Transactions on Circuits and Systems I: Regular Papers, 2006
- Design and Implementation of an FPGA-Based 1.452-Gbps Non-pipelined AES ArchitectureLecture Notes in Computer Science, 2006
- An Efficient Design of CCMP for Robust Security NetworkLecture Notes in Computer Science, 2006
- Exploring Area/Delay Tradeoffs in an AES FPGA ImplementationLecture Notes in Computer Science, 2004