Delay insensitive system-on-chip interconnect using 1-of-4 data encoding
- 1 January 2001
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 6 references indexed in Scilit:
- Asynchronous macrocell interconnect using MARBLEPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-throughput asynchronous pipelines for fine-grain dynamic datapathsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- MARBLE: an asynchronous on-chip macrocell busMicroprocessors and Microsystems, 2000
- Digital Systems EngineeringPublished by Cambridge University Press (CUP) ,1998
- MicropipelinesCommunications of the ACM, 1989
- Delay-insensitive codes — an overviewDistributed Computing, 1988