The tunneling field effect transistor (TFET) used in a single-event-upset (SEU) insensitive 6 transistor SRAM cell in ultra-low voltage applications
- 1 April 2005
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- The tunnelling field effect transistors (TFET): the temperature dependence, the simulation model, and its applicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Simulation of the Esaki-tunneling FETSolid-State Electronics, 2003
- Soft error rate scaling for emerging SOI technology optionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- 0.4-V logic library friendly SRAM array using rectangular-diffusion cell and delta-boosted-array-voltage schemePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A vertical MOS-gated Esaki tunneling transistor in siliconThin Solid Films, 2000
- Silicon surface tunnel transistorApplied Physics Letters, 1995
- An SEU-hardened CMOS data latch designIEEE Transactions on Nuclear Science, 1988
- Static-noise margin analysis of MOS SRAM cellsIEEE Journal of Solid-State Circuits, 1987
- A field-funneling effect on the collection of alpha-particle-generated carriers in silicon devicesIEEE Electron Device Letters, 1981