A 50-MHz standard CMOS pulse equalizer for hard disk read channels
- 1 July 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 32 (7), 977-988
- https://doi.org/10.1109/4.597288
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- A 27 MHz programmable bipolar 0.05 degrees equiripple linear-phase lowpass filterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 3-5.5 V CMOS 32 Mb/s fully-integrated read channel for disk-drivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 160 MHz front-end IC for EPR-IV PRML magnetic-storage read channelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 130 Mb/s PRML read/write channel with digital-servo detectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A single-chip 9-32 mb/s read/write channel for disk-drive applicationsIEEE Journal of Solid-State Circuits, 1995
- A CMOS analog front-end circuit for an FDM-based ADSL systemIEEE Journal of Solid-State Circuits, 1995
- A 20-MHz sixth-order BiCMOS parasitic-insensitive continuous-time filter and second-order equalizer optimized for disk-drive read channelsIEEE Journal of Solid-State Circuits, 1993
- Full CMOS continuous time filters for GSM applicationsAnnals of Telecommunications, 1993
- Modulation and coding for information storageIEEE Communications Magazine, 1991
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989