A Switch-Level Model and Simulator for MOS Digital Systems
- 1 February 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-33 (2), 160-177
- https://doi.org/10.1109/tc.1984.1676408
Abstract
The switch-level model describes the logical behavior of digital systems implemented in metal oxide semiconductor (MOS) technology. In this model a network consists of a set of nodes connected by transistor "switches" with each node having a state 0, 1, or X (for invalid or uninitialized), and each transistor having a state "open," "closed," or "indeterminate." Many characteristics of MOS circuits can be modeled accurately, including: ratioed, complementary, and precharged logic; dynamic and static storage; (bidirectional) pass transistors; buses; charge sharing; and sneak paths. In this paper we present a formal development of the switch-level model starting from a description of circuit behavior in terms of switch graphs. Then we describe an algorithm for a logic simulator based on the switch-level model which computes the new state of the network by solving a set of equations in a simple, discrete algebra. This algorithm has been implemented in the simulator MOSSIM II and operates at speeds approaching those of conventional logic gate simulators. By developing a formal theory of MOS logic circuits, we have achieved a greater degree of generality and accuracy than is found in other logic simulators for MOS.Keywords
This publication has 10 references indexed in Scilit:
- Simulating Pass Transistor Circuits Using Logic Simulation MachinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- The Yorktown Simulation Engine: IntroductionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- A unified switching theory with applications to VLSI designProceedings of the IEEE, 1982
- MOSSIM: A Switch-Level Simulator for MOS LSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- A MOS Modelling Technique for 4-State True-Value Hierarchical Logic Simulation or Karnough KnowledgePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- A MOS/LSI Oriented Logic SimulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- A Set of Programs for MOS DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- On a Ternary Model of Gate NetworksIEEE Transactions on Computers, 1979
- A Note on Three-Valued Logic SimulationIEEE Transactions on Computers, 1972
- Application of Ternary Algebra to the Study of Static HazardsJournal of the ACM, 1964