An asynchronous CMOS circuit technique that can realise both combinatorial and sequential logic is introduced. Circuits so designed exhibit correct operation that is independent of wiring delays. An example of a first-in, first-out (FIFO) memory will be used to illustrate the technique.