Measuring cache and TLB performance and their effect on benchmark runtimes
- 1 October 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 44 (10), 1223-1235
- https://doi.org/10.1109/12.467697
Abstract
In previous research, we have developed and presented a model for measuring machines and analyzing programs, and for accurately predicting the running time of any analyzed program on any measured machine. That work is extended here by: (1) developing a high level program to measure the design and performance of the cache and TLB units; (2) using those measurements, along with published miss ratio data, to improve the accuracy of our runtime predictions; (3) using our analysis tools and measurements to study and compare the design of several machines, with particular reference to their cache and TLB performance. As part of this work, we describe the design and performance of the cache and TLB for ten machines. The work presented, in this paper extends a powerful technique for the evaluation and analysis of both computer systems and their workloads; this methodology is valuable both to computer users and computer system designers.Keywords
This publication has 13 references indexed in Scilit:
- Evaluation Of Mechanisms For Fine-grained Parallel Programs In The J-machine And The Cm-5Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Generation and analysis of very long address tracesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Analysis of benchmark characteristics and benchmark performance predictionACM Transactions on Computer Systems, 1996
- Performance characterization of optimizing compilersIEEE Transactions on Software Engineering, 1995
- Machine characterization based on an abstract high-level language machineIEEE Transactions on Computers, 1989
- The WM computer architectureACM SIGARCH Computer Architecture News, 1988
- Line (Block) Size Choice for CPU Cache MemoriesIEEE Transactions on Computers, 1987
- PIPEACM SIGARCH Computer Architecture News, 1985
- Decoupled access/execute computer architecturesACM Transactions on Computer Systems, 1984
- Cache MemoriesACM Computing Surveys, 1982