A single-rail re-implementation of a DCC error detector using a generic standard-cell library
- 19 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- Partial scan test for asynchronous circuits illustrated on a DCC error correctorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Sequencer circuits for VLSI programmingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Single-rail handshake circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-level test evaluation of asynchronous circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-power operation using self-timed circuits and adaptive scaling of the supply voltageIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
- A fully asynchronous low-power error corrector for the DCC playerIEEE Journal of Solid-State Circuits, 1994
- Asynchronous circuits for low power: a DCC error correctorIEEE Design & Test of Computers, 1994
- Beware the isochronic forkIntegration, 1992
- MicropipelinesCommunications of the ACM, 1989