Wafer-scale integration and two-level pipelined implementations of systolic arrays
- 1 August 1984
- journal article
- Published by Elsevier BV in Journal of Parallel and Distributed Computing
- Vol. 1 (1), 32-63
- https://doi.org/10.1016/0743-7315(84)90010-8
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Two-level pipelined systolic array for multidimensional convolutionImage and Vision Computing, 1983
- Systolic Processing and an Implementation for Signal and Image ProcessingIEEE Transactions on Computers, 1982
- Why systolic architectures?Computer, 1982
- Laser programmable redundancy and yield improvement in a 64K DRAMIEEE Journal of Solid-State Circuits, 1981
- Wafer-scale integration-a fault-tolerant procedureIEEE Journal of Solid-State Circuits, 1978
- An Approach to Highly Integrated, Computer-Maintained Cellular ArraysIEEE Transactions on Computers, 1977
- Parallel Processing with the Perfect ShuffleIEEE Transactions on Computers, 1971