Timing analysis in a logic synthesis environment

Abstract
No abstract available