Time-interleaved analog-to-digital converters
- 1 September 2008
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper provides a tutorial review of time-interleaved analog-to-digital converters. After explaining the impact of offset, gain, timing and other mismatches on converter performance, current solutions to the mismatch problems are presented. The paper concludes with a summary of the current-state-of-the art for time-interleaved analog-to-digital converters.Keywords
This publication has 24 references indexed in Scilit:
- A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibrationIEEE Journal of Solid-State Circuits, 2002
- Digital background calibration of a 10 b 40 M sample/s parallel pipelined ADCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Time-interleaved A/D converter with channel randomizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A method to improve SFDR with random interleaved sampling methodPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 10-bit 200-MS/s CMOS parallel pipeline A/D converterIEEE Journal of Solid-State Circuits, 2001
- A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000
- A global passive sampling technique for high-speed switched-capacitor time-interleaved ADCsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000
- A 240-Mbps, 1-W CMOS EPRML read-channel LSI chip using an interleaved subranging pipeline A/D converterIEEE Journal of Solid-State Circuits, 1998
- An analog background calibration technique for time-interleaved analog-to-digital convertersIEEE Journal of Solid-State Circuits, 1998
- A 1-GHz 6-bit ADC systemIEEE Journal of Solid-State Circuits, 1987