A 14-b linear capacitor self-trimming pipelined ADC
- 25 October 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 39 (11), 2046-2051
- https://doi.org/10.1109/jssc.2004.835823
Abstract
The capacitor mismatch in a 1.5-b/stage pipelined ADC is background calibrated in the analog domain using a pseudorandom (PN) dithering concept. The reference voltage added/subtracted during the normal operation is used as a dither to PN-modulate the mismatch error so that it can be embedded into the residue and be recovered later by correlating with the same PN sequence. Six MSB stages are simultaneously calibrated using separate zero-forcing feedback loops. The signal-subtracted analog PN correlation shortens the calibration time by one order. A 4.2/spl times/3.8 mm/sup 2/ prototype chip in 0.18-/spl mu/m CMOS exhibits /spl plusmn/1 LSB INL at 14 b and 84 dB SFDR at 30 MS/s, and consumes 350 mW at 3 V.Keywords
This publication has 11 references indexed in Scilit:
- A 12 b 128 MSample/s ADC with 0.05 LSB DNLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 14 b 40 MSample/s pipelined ADC with DFCAPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 3 V 340 mW 14 b 75 MSPS CMOS ADC with 85 dB SFDR at NyquistPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An 8b 80MSample/s pipelined ADC with background calibrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A self-trimming 14-b 100-MS/s CMOS DACIEEE Journal of Solid-State Circuits, 2000
- A 13-b 40-MSamples/s CMOS pipelined folding ADC with background offset trimmingIEEE Journal of Solid-State Circuits, 2000
- A 13-b 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converterIEEE Journal of Solid-State Circuits, 1995
- A 10-b 20-Msample/s analog-to-digital converterIEEE Journal of Solid-State Circuits, 1992
- A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOSIEEE Journal of Solid-State Circuits, 1991
- A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converterIEEE Journal of Solid-State Circuits, 1988