Simulation and optimization of the power distribution network in VLSI circuits
- 8 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- Power Supply Noise Analysis Methodology For Deep-submicron Vlsi Chip DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Vector Generation For Maximum Instantaneous Current Through Supply Lines For CMOS CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Power bus maximum voltage drop in digital VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Estimation of maximum current envelope for power bus analysis and designPublished by Association for Computing Machinery (ACM) ,1998
- Full-chip verification methods for DSM power distribution systemsPublished by Association for Computing Machinery (ACM) ,1998
- Estimation of maximum power supply noise for deep sub-micron designsPublished by Association for Computing Machinery (ACM) ,1998
- Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolutionIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Estimation of maximum currents in MOS IC logic circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Steady-State Methods for Simulating Analog and Microwave CircuitsPublished by Springer Science and Business Media LLC ,1990
- Techniques for calculating currents and voltages in VLSI power supply networksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990