NBTI induced performance degradation in logic and memory circuits: how effectively can we approach a reliability solution?
- 1 January 2008
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper evaluates the severity of negative bias temperature instability (NBTI) degradation in two major circuit applications: random logic and memory array. For improved lifetime stability, we propose/select an efficient reliability-aware circuit design methodologies. Simulation results obtained from 65nm PTM node shows that NBTI induced degradation in random logic is considerably lower than that of a single transistor. As a result, simple delay guard-banding can efficiently mitigate the impact of NBTI in random logic. On the other hand, NBTI degradation in memory shows much severe effect especially when combined with the impact of random process variation, NBTI can dramatically reduce the READ stability of memory cells. Hence, aggressive design techniques such as stand-by VDD scaling or adaptive body biasing (ABB) are required in memory application to minimize the impact of NBTI.Keywords
This publication has 19 references indexed in Scilit:
- Characterization and Physical Origin of Fast Vth Transient in NBTI of pMOSFETs with SiON DielectricPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Self-Repairing SRAM for Reducing Parametric Failures in Nanoscaled MemoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Analysis of NBTI Degradation- and Recovery-Behavior Based on Ultra Fast VT-MeasurementsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Temporal Performance Degradation under NBTI: Estimation and Design for Improved Reliability of Nanoscale CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- AC NBTI studied in the 1 Hz -- 2 GHz range on dedicated on-chip CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Statistical design and optimization of SRAM cell for yield enhancementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- On the dispersive versus arrhenius temperature activation of nbti time evolution in plasma nitrided gate oxides: measurements, theory, and implicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Behavior of NBTI under AC dynamic circuit conditionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The impact of intrinsic device fluctuations on CMOS SRAM cell stabilityIEEE Journal of Solid-State Circuits, 2001
- Static-noise margin analysis of MOS SRAM cellsIEEE Journal of Solid-State Circuits, 1987