A single-chip 2B1Q U-interface transceiver
- 13 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 268-269
- https://doi.org/10.1109/isscc.1989.48285
Abstract
A single-chip transceiver designed to meet the ANSI requirements for the U-interface in the integrated services digital network (ISDN) is described. The device utilizes echo cancellation and the 2B1Q line code to achieve high performance in the presence of near-end crosstalk (NEXT) and other impairments. The 2- mu m, single-metal, double-polysilicon, 5-V CMOS VLSI chip includes all necessary analog and digital signal processing blocks so that a network termination or line termination U-interface can be realized with the addition of a passive line termination circuit and a transformer. Operation over 4.7 km of 0.4-mm or 7.5 km of 0.5 mm cable with a bit error rate of 10/sup -7/ is possible. The performance of the second-order delta-sigma analog/digital converter in response to a 10-kHz sinusoid, assuming a noise bandwidth of 40 kHz (-3 dB), is demonstrated.<>Keywords
This publication has 4 references indexed in Scilit:
- A long reach digital subscriber loop transceiverBT Technology Journal, 2007
- Non-linear system modelling : Concept and applicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Considerations in the VLSI circuit implementation of 2B1Q transceiversPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Clock sensitivity reduction in echo cancellersElectronics Letters, 1985