Module selection and scheduling using unrestricted libraries
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 547-551
- https://doi.org/10.1109/edac.1993.386418
Abstract
Most high-level synthesis schedulers are capable only of mapping an operation to one specific module type. To ensure a full design space exploration, a synthesis system should however select freely from a library containing modules with a large variety in delay, area and so on. A module selection and scheduling approach which allows the full use of such unrestricted libraries is presented. Extensive benchmark results show very fast running times and optimal solutions. This approach clearly illustrates the advantages of synthesis tools which can fully cope with unrestricted libraries, as they lead to designs with less module area.Keywords
This publication has 6 references indexed in Scilit:
- An algorithm for component selection in performance optimized schedulingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CASCH-a scheduling algorithm for 'high level'-synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Predicting system-level area and delay for pipelined and nonpipelined designsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Optimal VLSI Architectural SynthesisPublished by Springer Nature ,1992
- A module selection algorithm for high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- The high-level synthesis of digital systemsProceedings of the IEEE, 1990