This is the description of a circuit in which capacitors and active elements are arranged alternately in a row. The active elements shift the information from one capacitor to the next by a cycle pulse. Such a memory chain can be used for storing and delaying analogue signals.