VLSI Circuit Analysis, Timing Verification and Optimization
- 1 January 1987
- book chapter
- Published by Springer Nature
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- An algorithm for CMOS timing and area optimizationIEEE Journal of Solid-State Circuits, 1984
- Circuit analysis, logic simulation, and design verification for VLSIProceedings of the IEEE, 1983
- The Waveform Relaxation Method for Time-Domain Analysis of Large Scale Integrated CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1982
- Macro Generation Algorithms for LSI Custom Chip DesignIBM Journal of Research and Development, 1980
- Delay-time optimization for driving and sensing of signals on high-capacitance paths of VLSI systemsIEEE Transactions on Electron Devices, 1979
- Computation of delay time sensitivities for use in time domain optimizationIEEE Transactions on Circuits and Systems, 1975
- Techniques for the optimal design and synthesis of switching circuitsProceedings of the IEEE, 1967