Runahead execution: an alternative to very large instruction windows for out-of-order processors
Top Cited Papers
- 27 August 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 19 references indexed in Scilit:
- Simultaneous subordinate microthreading (SSMT)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Memory dependence prediction using store setsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Dynamic branch prediction with perceptronsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Dual path instruction processingPublished by Association for Computing Machinery (ACM) ,2002
- Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processorsPublished by Association for Computing Machinery (ACM) ,2001
- The Alpha 21264 microprocessorIEEE Micro, 1999
- Compiler-based prefetching for recursive data structuresPublished by Association for Computing Machinery (ACM) ,1996
- The Mips R10000 superscalar microprocessorIEEE Micro, 1996
- An effective on-chip preloading scheme to reduce data access penaltyPublished by Association for Computing Machinery (ACM) ,1991