Maximum mean weight cycle in a digraph and minimizing cycle time of a logic chip
- 15 November 2002
- journal article
- Published by Elsevier BV in Discrete Applied Mathematics
- Vol. 123 (1-3), 103-127
- https://doi.org/10.1016/s0166-218x(01)00339-0
Abstract
No abstract availableKeywords
This publication has 18 references indexed in Scilit:
- Computing optimal clock schedulesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Exact zero skewPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Clock Skew OptimizationPublished by Springer Science and Business Media LLC ,1999
- A timing analysis algorithm for circuits with level-sensitive latchesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
- Optimal clock skew scheduling tolerant to process variationsPublished by Association for Computing Machinery (ACM) ,1996
- Faster parametric shortest path and minimum‐balance algorithmsNetworks, 1991
- Max-Balancing Weighted Directed Graphs and Matrix ScalingMathematics of Operations Research, 1991
- Clock skew optimizationIEEE Transactions on Computers, 1990
- Applying Parallel Computation Algorithms in the Design of Serial AlgorithmsJournal of the ACM, 1983
- A characterization of the minimum cycle mean in a digraphDiscrete Mathematics, 1978