Reliability issues of flash memory cells
- 1 May 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 81 (5), 776-788
- https://doi.org/10.1109/5.220908
Abstract
No abstract availableThis publication has 34 references indexed in Scilit:
- A self-convergence erasing scheme for a simple stacked gate flash EEPROMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 5 volt only 16M bit flash EEPROM cell with a simple stacked gate structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A novel memory cell using flash array contactless EPROM (FACE) technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A Poly-Buffered Face Technology for High Density Flash MemoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Flash EEPROM Cell scaling based on tunnel oxide thinning limitationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- A 5V Only 16Mbit Flash EEPROM Cell Using Highly Reliable Write/Erase TechnologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Subbreakdown drain leakage current in MOSFETIEEE Electron Device Letters, 1987
- A 256K flash EEPROM using triple polysilicon technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A new flash E2PROM cell using triple polysilicon technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Electrically alterable hot-electron injection floating gate MOS memory cell with series enhancementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978