Evaluation of two-summand adders implemented in ECDL CMOS differential logic
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 26 (8), 1152-1160
- https://doi.org/10.1109/4.90068
Abstract
No abstract availableKeywords
This publication has 18 references indexed in Scilit:
- The incremental versus the conventional approach to ASIC development-why use MOSIS to develop ASIC?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- MOSIS - A gateway to siliconIEEE Circuits and Devices Magazine, 1988
- A Way to Build Efficient Carry-Skip AddersIEEE Transactions on Computers, 1987
- Design procedures for differential cascode voltage switch circuitsIEEE Journal of Solid-State Circuits, 1986
- Accurate simulation of power dissipation in VLSI circuitsIEEE Journal of Solid-State Circuits, 1986
- Sample-set differential logic (SSDL) for complex high-speed VLSIIEEE Journal of Solid-State Circuits, 1986
- Some optimal schemes for ALU implementation in VLSI technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Some New Results on Average Worst Case CarryIEEE Transactions on Computers, 1973
- On Determination of Optimal Distributions of Carry Skips in AddersIEEE Transactions on Electronic Computers, 1967
- The Determination of Carry Propagation Length for Binary AdditionIEEE Transactions on Electronic Computers, 1960