A Formal Method for the Specification, Analysis, and Design of Register-Transfer Level Digital Logic
- 1 January 1981
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 846-853
- https://doi.org/10.1109/dac.1981.1585454
Abstract
This paper describes a method for formally modelling digital logic using algebraic relations. The types of relations necessary for modelling digital logic at the register-transfer (RT) level are developed. An extension of the model is shown which can be used for logic synthesis at the RT level.Keywords
This publication has 3 references indexed in Scilit:
- Task Allocation in Distributed Data ProcessingComputer, 1980
- A Technology-Relative Computer-Aided Design System: Abstract Representations, Transformations, and Design TradeoffsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- Optimal selection of functional components for microprogrammable central processing unitsPublished by Association for Computing Machinery (ACM) ,1972