An asynchronous low-power 80C51 microcontroller
- 27 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper presents a low-power asynchronous implementation of the 80C51 microcontroller. It was realized in a 0.5 /spl mu/ CMOS process and it shows a power advantage of a factor 4 compared to a recent synchronous implementation in the same technology. The chip is fully bit compatible with the synchronous implementation, and timing compatible for external memory access. The circuit is a compiled VLSI-program, using Tangram as VLSI-programming language and the Tangram tool-set to compile the design automatically to a standard-cell netlist. This design approach proves to be powerful enough to describe the microcontroller and derive an efficient implementation. Further, it offers the designer the possibility to explore various alternatives in the design space.Keywords
This publication has 5 references indexed in Scilit:
- A fully-asynchronous low-power error corrector for the DCC player [CMOS technology]Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Designing asynchronous standby circuits for a low-power pagerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- AMULET2e: an asynchronous embedded controllerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A single-rail re-implementation of a DCC error detector using a generic standard-cell libraryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-power design of 8-b embedded CoolRisc microcontroller coresIEEE Journal of Solid-State Circuits, 1997