A VLSI array architecture for the on-line training of recurrent neural networks
- 9 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 1 reference indexed in Scilit:
- A unified systolic architecture for artificial neural networksJournal of Parallel and Distributed Computing, 1989