An analog fixed or variable delay line using P-channel MOS field-effect transistors has been monolithically fabricated on silicon. This paper will describe sample-and-hold operation, design considerations, properties, and applications of this integrated circuit.