Multi-Gbit/sec Low Density Parity Check Decoders with Reduced Interconnect Complexity
- 27 July 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Synthesizing interconnect-efficient low density parity check codesPublished by Association for Computing Machinery (ACM) ,2004
- High-throughput LDPC decodersIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003
- A class of low-density parity-check codes constructed based on Reed-Solomon codes with two information symbolsIEEE Communications Letters, 2003
- Design of LDPC graphs for hardware implementationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Low-density parity check codes for long-haul optical communication systemsIEEE Photonics Technology Letters, 2002
- A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoderIEEE Journal of Solid-State Circuits, 2002
- Reduced-complexity decoding of low density parity check codes for generalized partial response channelsIEEE Transactions on Magnetics, 2001
- Factor graphs and the sum-product algorithmIEEE Transactions on Information Theory, 2001
- Joint code and decoder design for implementation-oriented (3, k)-regular LDPC codesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2001
- Near optimum error correcting coding and decoding: turbo-codesIEEE Transactions on Communications, 1996