Integration of medium-throughput signal processing algorithms on flexible instruction-set architectures
- 1 January 1995
- journal article
- research article
- Published by Springer Nature in Journal of Signal Processing Systems
- Vol. 9 (1), 49-65
- https://doi.org/10.1007/bf02406470
Abstract
No abstract availableKeywords
This publication has 23 references indexed in Scilit:
- Combined scheduling and data routing for programmable ASIC systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- PHIDEO: a silicon compiler for high speed algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Automated generation of DSP program development tools using a machine description formalismPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Fast prototyping of datapath-intensive architecturesIEEE Design & Test of Computers, 1991
- The effect of the hardware sharing factor on the selection of an architectural style for real-time signal processingAnnals of Telecommunications, 1991
- Architecture-driven synthesis techniques for VLSI implementation of DSP algorithmsProceedings of the IEEE, 1990
- The high-level synthesis of digital systemsProceedings of the IEEE, 1990
- Verification of hardware descriptions by retargetable code generationPublished by Association for Computing Machinery (ACM) ,1989
- Retargetable Compiler Code GenerationACM Computing Surveys, 1982
- Phase coupling and constant generation in an optimizing microcode compilerACM SIGMICRO Newsletter, 1982