Energy considerations in multichip-module based multiprocessors
- 10 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 593-600
- https://doi.org/10.1109/iccd.1991.139981
Abstract
Multichip modules permit highly efficient implementationof "tiled" architectures. If the tiles are implementedin submicron CMOS, extremely high computationrates can be achieved, but power dissipationbecomes the principal factor limiting achievable levelsof integration and performance. This paper describessome examples of tiled architectures, and discusses thefeasibility and advantages of reduced voltage operationfor reducing energy per operation in power constrainedenvironments.1...Keywords
This publication has 7 references indexed in Scilit:
- A VLSI architecture for high-performance, low-cost, on-chip learningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- DNNA: A Digital Neural Network ArchitecturePublished by Springer Nature ,1990
- Systolic Implementation Of Neural NetworkPublished by SPIE-Intl Soc Optical Eng ,1989
- Analog VLSI Implementation of Neural SystemsPublished by Springer Nature ,1989
- Bus automata, brains, and mental modelsIEEE Transactions on Systems, Man, and Cybernetics, 1988
- Neural network simulation at Warp speed: how we got 17 million connections per secondPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Why systolic architectures?Computer, 1982