A 1.35 GS/s, 10 b, 175 mW Time-Interleaved AD Converter in 0.13 µm CMOS
Top Cited Papers
- 31 March 2008
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 43 (4), 778-786
- https://doi.org/10.1109/jssc.2008.917427
Abstract
A time-interleaved ADC is presented with 16 channels, each consisting of a track-and-hold (T&H) and two successive approximation (SA) ADCs in a pipeline configuration to combine a high sample rate with good power efficiency. The single-sided overrange architecture achieves a 25% higher power efficiency of the SA-ADC compared with the conventional overrange architecture, and look-ahead logic is used to minimize logic delay in the SA-ADC. For the T&H, three techniques are presented enabling a high bandwidth and linearity and good timing alignment. Single channel performance of the ADC is 6.9 ENOB at an input frequency of 4 GHz. Multichannel performance is 7.7 ENOB at 1.35 GS/s with an ERBW of 1 GHz. The FoM of the complete ADC including T&H is 0.6 pJ per conversion step. An improved version is presented as well and achieves an SNDR of 8.6 ENOB for low sample rates, and, with increased supply voltage, it reaches a sample rate of 1.8 GS/s with 7.9 ENOB at low input frequencies and an ERBW of 1 GHz. At fin = 3.6 GHz, the SNDR is still 6.5 ENOB, and total timing error including jitter is 0.4 ps rms.Keywords
This publication has 8 references indexed in Scilit:
- A Time-Interleaved Track & hold in 0.13 μm CMOS sub-sampling a 4 GHz signal with 43 dB SNDRPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A 1.35 GS/s, 10b, 175 mW Time-Interleaved AD Converter in 0.13 ¿m CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A 1GS/s 11b Time-Interleaved ADC in 0.13/spl mu/m CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A 1.2V 10b 20MSample/s non-binary successive approximation ADC in 0.13μm CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Explicit analysis of channel mismatch effects in time-interleaved ADC systemsIEEE Transactions on Circuits and Systems I: Regular Papers, 2001
- A dual-mode 700-Msamples/s 6-bit 200-Msamples/s 7-bit A/D converter in a 0.25-/spl mu/m digital CMOS processIEEE Journal of Solid-State Circuits, 2000
- A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converterIEEE Journal of Solid-State Circuits, 1999
- Time interleaved converter arraysIEEE Journal of Solid-State Circuits, 1980