A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter
- 1 May 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 34 (5), 599-606
- https://doi.org/10.1109/4.760369
Abstract
No abstract availableKeywords
This publication has 15 references indexed in Scilit:
- A 1.5 V 8b 8 mW BiCMOS video A/D converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 2 V 10 b 20 MSample/s mixed-mode subranging CMOS A/D converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 10 b, 20 Msample/s, 35 mW pipeline A/D converterIEEE Journal of Solid-State Circuits, 1995
- Design considerations on low-voltage low-power data convertersIEEE Transactions on Circuits and Systems I: Regular Papers, 1995
- Low-voltage analog filtersIEEE Transactions on Circuits and Systems I: Regular Papers, 1995
- Ultra-large-scale integration device scaling and reliabilityJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 1994
- Projecting gate oxide reliability and optimizing reliability screensIEEE Transactions on Electron Devices, 1990
- Design considerations for a high-performance 3-μm CMOS analog standard-cell libraryIEEE Journal of Solid-State Circuits, 1987
- Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input rangeIEEE Journal of Solid-State Circuits, 1984
- An improved frequency compensation technique for CMOS operational amplifiersIEEE Journal of Solid-State Circuits, 1983