An analog neural network processor with programmable topology
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 26 (12), 2017-2025
- https://doi.org/10.1109/4.104196
Abstract
No abstract availableThis publication has 16 references indexed in Scilit:
- A self calibration technique for monolithic high-resolution D/A convertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An analog neural network processor and its application to high-speed character recognitionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of a neural network character recognizer for a touch terminalPattern Recognition, 1991
- Sensitivity of feedforward neural networks to weight errorsIEEE Transactions on Neural Networks, 1990
- A reconfigurable CMOS neural networkPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- Programmable current-mode neural network for implementation in analogue MOS VLSIIEE Proceedings G Circuits, Devices and Systems, 1990
- Learning in feedforward layered networks: the tiling algorithmJournal of Physics A: General Physics, 1989
- Review of Neural Networks for Speech RecognitionNeural Computation, 1989
- Phoneme recognition using time-delay neural networksIEEE Transactions on Acoustics, Speech, and Signal Processing, 1989
- Neocognitron: A new algorithm for pattern recognition tolerant of deformations and shifts in positionPattern Recognition, 1982