Bandwidth of Crossbar and Multiple-Bus Connections for Multiprocessors
- 1 December 1982
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-31 (12), 1227-1234
- https://doi.org/10.1109/TC.1982.1675947
Abstract
In this paper we compare the effective bandwidth in a multiprocessor with shared memory using as interconnection networks the crossbar or the multiple-bus. We consider a system with N processors and N memory modules, in which the processor requests to the memory modules are independent and uniformly distributed random variables. We consider two cases: in the first the processor makes another request immediately after a memory service, and in the second there is some internal processing time.Keywords
This publication has 11 references indexed in Scilit:
- Interference Analysis of Shuffle/Exchange NetworksIEEE Transactions on Computers, 1981
- A Cluster Structure as an Interconnection Network for Large Multimicrocomputer SystemsIEEE Transactions on Computers, 1981
- Interleaved Memory Bandwidth in a Model of a Multiprocessor Computer SystemIEEE Transactions on Computers, 1979
- Arbitre N-utilisateurs, une ressource, programmable. One-step N-user programmable arbiterElectronics Letters, 1979
- A General Model for Memory Interference in MultiprocessorsIEEE Transactions on Computers, 1977
- Interference in multiprocessor computer systems with interleaved memoryCommunications of the ACM, 1976
- Asynchronous Arbiter ModuleIEEE Transactions on Computers, 1975
- Analysis of Memory Interference in MultiprocessorsIEEE Transactions on Computers, 1975
- Some Computer Organizations and Their EffectivenessIEEE Transactions on Computers, 1972
- Asynchronous ArbitersIEEE Transactions on Computers, 1972