Low-voltage circuits building blocks using multiple-input floating-gate transistors
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 42 (11), 971-974
- https://doi.org/10.1109/81.477210
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- A novel approach to controlled programming of tunnel-based floating-gate MOSFETsIEEE Journal of Solid-State Circuits, 1994
- A functional MOS transistor featuring gate-level weighted sum and threshold operationsIEEE Transactions on Electron Devices, 1992
- Analog floating-gate synapses for general-purpose VLSI neural computationIEEE Transactions on Circuits and Systems, 1991
- A floating-gate MOSFET with tunneling injector fabricated using a standard double-polysilicon CMOS processIEEE Electron Device Letters, 1991
- An analog trimming circuit based on a floating-gate deviceIEEE Journal of Solid-State Circuits, 1988