Wafer bonding for silicon-on-insulator technologies
- 6 January 1986
- journal article
- Published by AIP Publishing in Applied Physics Letters
- Vol. 48 (1), 78-80
- https://doi.org/10.1063/1.96768
Abstract
A silicon wafer bonding process is described in which only thermally grown oxide is present between wafer pairs. Bonding occurs after insertion into an oxidizing ambient. It is proposed the wafers are drawn into intimate contact as a result of the gaseous oxygen between them being consumed by oxidation, thus producing a partial vacuum. The proposed bonding mechanism is polymerization of silanol bonds between wafer pairs. Silicon on insulator (SOI) is produced by etching away all but a few microns of one of the bonded pair. Capacitor measurements show a 27 μs minority‐carrier lifetime and no degradation of the SOI‐insulator interface. In addition, there is negligible charge at the bonding interface making the technique attractive for three‐dimensional as well as planar SOI applications.Keywords
This publication has 5 references indexed in Scilit:
- Characteristics and three-dimensional integration of MOSFET's in small-grain LPCVD polycrystalline SiliconIEEE Transactions on Electron Devices, 1985
- The evolution of power device technologyIEEE Transactions on Electron Devices, 1984
- Epitaxial film transfer technique for producing single crystal Si film on an insulating substrateApplied Physics Letters, 1983
- A dynamic RAM Cell in recrystallized polysiliconIEEE Electron Device Letters, 1983
- On the determination of minority carrier lifetime from the transient response of an MOS capacitorIEEE Transactions on Electron Devices, 1967