Designing high-performance digital circuits using wave pipelining: algorithms and practical experiences
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 12 (1), 25-46
- https://doi.org/10.1109/43.184841
Abstract
Algorithms to automatically realize delays in combinational logic circuits to achieve wave pipelining are presented. The algorithms adjust gate speeds and insert a minimal number of active delay elements to balance input-output path lengths in a circuit. For both normal and wave-pipelined circuits, the algorithms also optimally minimize power under delay constraints. The authors analyze the algorithms and comment on their implementation. They report experimental results, including the design and testing of a 63-bit population counter in CML bipolar technology. A brief analysis of circuit technologies shows that CML and super-buffered ECL without stacked structures are well suited for wave pipelining because they have uniform delay. Static CMOS and ordinary ECL including stacked structures and emitter-followers do have some delay variations. A high degree of wave pipelining is still possible in those technologies if special design techniques are followedKeywords
This publication has 10 references indexed in Scilit:
- Use of CMOS Technology in Wave PipeliningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Single polysilicon layer advanced super high-speed BiCMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Wave-domino logic: timing analysis and applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A bipolar population counter using wave pipelining to achieve 2.5* normal clock frequencyIEEE Journal of Solid-State Circuits, 1992
- Placement for clock period minimization with multiple wave propagationPublished by Association for Computing Machinery (ACM) ,1991
- A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architectureIEEE Journal of Solid-State Circuits, 1991
- The design and implementation of a very fast experimental pipelining computerJournal of Computer Science and Technology, 1988
- Optimizing Synchronous Circuitry by Retiming (Preliminary Version)Published by Springer Nature ,1983
- Maximum-rate pipeline systemsPublished by Association for Computing Machinery (ACM) ,1969
- The IBM System/360 Model 91: Floating-Point Execution UnitIBM Journal of Research and Development, 1967