Methodology for submicron device model development
- 1 January 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 7 (2), 299-306
- https://doi.org/10.1109/43.3161
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- A two-dimensional analytical threshold voltage model for MOSFET's with arbitrarily doped substratesIEEE Electron Device Letters, 1986
- Performance limits of CMOS ULSIIEEE Transactions on Electron Devices, 1985
- Two-dimensional analytical modeling of threshold voltages of short-channel MOSFET'sIEEE Electron Device Letters, 1984
- Short-channel MOST threshold voltage modelIEEE Journal of Solid-State Circuits, 1982
- Threshold voltage models of short, narrow and small geometry MOSFET's: A reviewSolid-State Electronics, 1982
- MINIMOS—A two-dimensional MOS transistor analyzerIEEE Transactions on Electron Devices, 1980
- Nonplanar VLSI device analysis using the solution of Poisson's equationIEEE Transactions on Electron Devices, 1980
- A simple theory to predict the threshold voltage of short-channel IGFET'sSolid-State Electronics, 1974