Fault Tolerance Techniques for Array Structures Used in Supercomputing
- 1 February 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 19 (2), 78-87
- https://doi.org/10.1109/mc.1986.1663151
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- On Area and Yield Considerations for Fault-Tolerant VLSI Processor ArraysIEEE Transactions on Computers, 1984
- Wafer-scale integration of systolic arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Fault-Tolerant Design for VLSI: Effect of Interconnect Requirements on Yield Improvement of VLSI DesignsIEEE Transactions on Computers, 1982
- Introduction to the configurable, highly parallel computerComputer, 1982
- Why systolic architectures?Computer, 1982
- Problems of Designing Supersystems with Dynamic ArchitecturesIEEE Transactions on Computers, 1980
- Architecture of a massively parallel processorPublished by Association for Computing Machinery (ACM) ,1980
- A Model of SIMD Machines and a Comparison of Various Interconnection NetworksIEEE Transactions on Computers, 1979
- Wafer-scale integration-a fault-tolerant procedureIEEE Journal of Solid-State Circuits, 1978
- The Illiac IV systemProceedings of the IEEE, 1972