A maximum pipelined CORDIC architecture for inverse kinematic position computation
- 1 October 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal on Robotics and Automation
- Vol. 3 (5), 445-458
- https://doi.org/10.1109/jra.1987.1087126
Abstract
A cost-effective coordinate rotation digital computer (CORDIC) architecture is described for the computation of inverse kinematic position solution based on a functional decomposition of the closed-form joint equations. The functional decomposition shows a limited amount of parallelism with a large amount of sequentialism in the flow of computation and data dependencies and reveals the requirement for computing a large set of elementary operations: multiplications, additions, divisions, square roots, trigonometric functions and their inverse. However, these elementary operations, in general, cannot be efficiently computed in general-purpose uniprocessor computers. The CORDIC algorithms are the natural candidates for efficiently computing these elementary operations and the interconnection of these CORDIC processors to exploit the great potential of pipelining provides a better solution for computing the inverse kinematic position solution. The functional decomposition of the inverse kinematic position solution into a set of computational tasks can be represented as a directed task graph. The inclusion of input data modifies the task graph to an acyclic data dependency graph (ADDG). The nodes of the ADDG correspond to the computational modules, each of which can be realized by a CORDIC processor. The operands or data move along the edges, each of which connects a pair of nodes. Due to different paths and computation time for each CORDIC processor, operands may arrive at multi-input modules at different arrival time, causing a longer pipelined time. Delay buffers may be inserted at various paths to achieve a balanced ADDG. The optimal buffer assignment problem is reduced to an integer linear optimization problem which can be solved easily by computers. The realization of the balanced ADDG results in a maximum pipelined CORDIC architecture with a minimum number of delay buffer stages for the computation of inverse kinematic position solution.Keywords
This publication has 15 references indexed in Scilit:
- VLSI Array processorsIEEE ASSP Magazine, 1985
- Application of Dual-Number Matrices to the Inverse Kinematics Problem of Robot ManipulatorsJournal of Mechanical Design, 1985
- Geometric Approach in Solving Inverse Kinematics of PUMA RobotsIEEE Transactions on Aerospace and Electronic Systems, 1984
- Why systolic architectures?Computer, 1982
- Highly concurrent computing structures for matrix arithmetic and signal processingComputer, 1982
- A Cordic Arithmetic Processor ChipIEEE Transactions on Computers, 1980
- Kinematic Analysis of Spatial Mechanisms Via Successive Screw DisplacementsJournal of Engineering for Industry, 1975
- A unified algorithm for elementary functionsPublished by Association for Computing Machinery (ACM) ,1971
- Displacement Analysis of Spatial Five-Link Mechanisms Using (3×3) Matrices With Dual-Number ElementsJournal of Engineering for Industry, 1969
- The CORDIC Trigonometric Computing TechniqueIRE Transactions on Electronic Computers, 1959