Design issues for early high bit-rate digital subscriber lines
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1177-1182 vol.2
- https://doi.org/10.1109/glocom.1990.116685
Abstract
The design and performance of high-bit-rate digital subscriber loop (HDSL) transceivers is examined with the intention of devising systems with signal processing and technology requirements that are not vastly dissimilar to those of basic access transceivers. The topology, line codes, postcursor equalization, precursor equalization, and noise prediction of a simple HDSL transceiver are discussed. A design strategy that would allow early development of an HDSL transceiver to provide 800-kb/s access is explored. A useful benchmark against which the performance versus complexity tradeoff of more sophisticated systems may be assessed is described.Keywords
This publication has 5 references indexed in Scilit:
- The feasibility of using adaptive transmitters to suppress crosstalkPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Reduced-complexity trellis coding/decoding for high bit rate digital subscriber loop transmissionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High bit rate digital subscriber line transmission with noise-predictive decision-feedback equalization and block coded modulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Detection of coded modulation signals on linear, severely distorted channels using decision-feedback noise prediction with interleavingIEEE Transactions on Communications, 1988
- New automatic equaliser employing modulo arithmeticElectronics Letters, 1971