Designing the best clock distribution network
- 27 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 6 references indexed in Scilit:
- An adaptive digital deskewing circuit for clock distribution networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Full copper wiring in a sub-0.25 μm CMOS ULSI technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 600 MHz superscalar RISC microprocessor with out-of-order executionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Measurement and modeling of on-chip transmission line effects in a 400 MHz microprocessorIEEE Journal of Solid-State Circuits, 1998
- Dynamic internal testing of CMOS circuits using hot luminescenceIEEE Electron Device Letters, 1997
- When are transmission-line effects important for on-chip interconnections?IEEE Transactions on Microwave Theory and Techniques, 1997