CellSs: a Programming Model for the Cell BE Architecture
- 1 November 2006
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
In this work we present Cell superscalar (CellSs) which addresses the automatic exploitation of the functional parallelism of a sequential program through the different processing elements of the Cell BE architecture. The focus in on the simplicity and flexibility of the programming model. Based on a simple annotation of the source code, a source to source compiler generates the necessary code and a runtime library exploits the existing parallelism by building at runtime a task dependency graph. The runtime takes care of the task scheduling and data handling between the different processors of this heterogeneous architecture. Besides, a locality-aware task scheduling has been implemented to reduce the overhead of data transfers. The approach has been implemented and tested with a set of examples and the results obtained since now are promisingKeywords
This publication has 7 references indexed in Scilit:
- Using advanced compiler technology to exploit the performance of the Cell Broadband Engine™ architectureIBM Systems Journal, 2006
- LU-GPU: Efficient Algorithms for Solving Dense Linear Systems on Graphics HardwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The design and implementation of a first-generation CELL processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Chip makers turn to multicore processorsComputer, 2005
- CgACM Transactions on Graphics, 2003
- Programming Grid Applications with GRID SuperscalarJournal of Grid Computing, 2003
- A fast static scheduling algorithm for DAGs on an unbounded number of processorsPublished by Association for Computing Machinery (ACM) ,1991