Algorithms and architecture of a VLSI signal processor for ANSI standard ISDN transceiver
- 13 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- An ANSI standard ISDN transceiver chip setPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Nonlinear echo cancellers based on transpose distributed arithmeticIEEE Transactions on Circuits and Systems, 1988
- A Use of Double Integration in Sigma Delta ModulationIEEE Transactions on Communications, 1985
- Nonlinear Echo Cancellation of Data SignalsIEEE Transactions on Communications, 1982
- A New Digital Echo Canceler for Two-Wire Subscriber LinesIEEE Transactions on Communications, 1981
- A new hardware realization of digital filtersIEEE Transactions on Acoustics, Speech, and Signal Processing, 1974