Compact MOS modeling for analog circuit simulation
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- A high-resolution study of two-dimensional oxidation-enhanced diffusion in siliconPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- MOSFET modeling for analog circuit CAD: Problems and prospectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The impact of scaling on hot-carrier degradation and supply voltage of deep-submicron NMOS transistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Effects of the lightly doped drain configuration on capacitance characteristics of submicron MOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Compact Transistor Modelling for Circuit DesignPublished by Springer Nature ,1990
- Compact Modelling of the MOSFET Drain ConductancePublished by Springer Nature ,1989
- THE SERIES RESISTANCE OF SUBMICRON MOSFETs AND ITS EFFECT ON THEIR CHARACTERISTICSLe Journal de Physique Colloques, 1988
- Physical and CAD models for the implanted-channel VLSI MOSFETIEEE Transactions on Electron Devices, 1987