An Investigation of the Potential of MOS Transistor Memories

Abstract
The design and performance characteristics of a 128X64 MOS transistor memory is given. The storage cell used operates with a low standby power, 0.1 mW. The memory operates with a 12-ns access time, 35-ns read cycle time, and a 60-ns write cycle time.

This publication has 1 reference indexed in Scilit: