86 Gbit∕s SiGe receiver module with high sensitivity for 160×86 Gbit∕s DWDM system
- 1 January 2006
- journal article
- Published by Institution of Engineering and Technology (IET) in Electronics Letters
- Vol. 42 (1), 21-22
- https://doi.org/10.1049/el:20063141
Abstract
A 86 Gbit/s SiGe receiver chip with an on-chip phase-locked loop and a preamplifier is presented. The chip is mounted and measured in a module assembly with RF-connectors. At the intended system data rate of 86 Gbit/s bit-error-free operation at a high input sensitivity of 50 mVpp is demonstrated. With an external clock, high-speed capability is proven by error-free operation up to 100 Gbit/s.Keywords
This publication has 2 references indexed in Scilit:
- 60 Gbit/s time-division multiplexer in SiGe-bipolar technology with special regard to mounting and measuring techniqueElectronics Letters, 1997
- Design considerations for very-high-speed Si-bipolar IC's operating up to 50 Gb/sIEEE Journal of Solid-State Circuits, 1996