Low-complexity FPGA implementation of Volterra predistorters for power amplifiers
- 1 January 2011
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
In this paper we present a FPGA design of a digital predistorter (DP) for power amplifiers (PAs) regarding memory effects. As model description the baseband Volterra series are utilized. A reduction of Volterra coefficients can be achieved using their symmetry properties. An advantage of our DP approach is a direct offline model identification, without need to analytically or iteratively calculate a PA model inverse. The DP implementation is very flexible and saves FPGA resources. Our simulation and measurement results show a good linearization performance applying simple Volterra model structures. DP with and without memory are compared.Keywords
This publication has 6 references indexed in Scilit:
- Joint Mitigation of Power Amplifier and I/Q Modulator Impairments in Broadband Direct-Conversion TransmittersIEEE Transactions on Microwave Theory and Techniques, 2010
- Identification of the Volterra kernels of nonlinear power amplifiersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Open-Loop Digital Predistorter for RF Power Amplifiers Using Dynamic Deviation Reduction-Based Volterra SeriesIEEE Transactions on Microwave Theory and Techniques, 2008
- A comparative analysis of behavioral models for RF power amplifiersIEEE Transactions on Microwave Theory and Techniques, 2006
- A Robust Digital Baseband Predistorter Constructed Using Memory PolynomialsIEEE Transactions on Communications, 2004
- Optimal Volterra kernel estimation algorithms for a nonlinear communication system for PSK and QAM inputsIEEE Transactions on Signal Processing, 2001