ATM receiver implementation issues
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal on Selected Areas in Communications
- Vol. 11 (2), 254-263
- https://doi.org/10.1109/49.215020
Abstract
Issues arising in the implementation of receivers for asynchronous transfer mode (ATM) networks, e.g., IEEE Std 802.6 MANs (metropolitan area networks) and broadband integrated services digital networks (B-ISDNs), are examined. These include buffering strategies to account for the burstiness and spatial randomness of buffering demands, preventing reassembly deadlock, and enforcing packet reception precedences. It is shown that transnode delays critically affect protocol performance and the complexity of implementing spatial reuseKeywords
This publication has 10 references indexed in Scilit:
- Host interface design for ATM LANsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A high-performance host interface for ATM networksPublished by Association for Computing Machinery (ACM) ,1991
- A host-network interface architecture for ATMPublished by Association for Computing Machinery (ACM) ,1991
- A study of slot reuse in dual bus multiple access networksIEEE Journal on Selected Areas in Communications, 1991
- Preserving the integrity of cyclic-redundancy checks when protected text is intentionally alteredIBM Journal of Research and Development, 1989
- The effect of buffering strategies on protocol execution performanceIEEE Transactions on Communications, 1989
- Dimensioning concurrent packet reassembly at destination on slotted multiaccess networkElectronics Letters, 1989
- Fragmentation considered harmfulACM SIGCOMM Computer Communication Review, 1987
- Demand Assignment Multiple Access Schemes in Broadcast Bus Local Area NetworksIEEE Transactions on Computers, 1984
- Deadlock Avoidance in Store-and-Forward Networks--II: Other Deadlock TypesIEEE Transactions on Communications, 1980