A memory-cell array with normally off-type Schottky-Barrier FET's
- 1 August 1972
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 7 (4), 277-282
- https://doi.org/10.1109/jssc.1972.1050298
Abstract
The potential of the metal-semiconductor field-effect transistor (MESFET) as a device for a dc-stable fixed-address memory-cell array is described. The implementation of dc-coupled circuits with `normally off' MESFET's having 1-/spl mu/m gate lengths yields several inherent advantages: high packing density, low power dissipation, low-power-delay time product, and low number of masking steps for transistors, diodes, and resistors. To demonstrate these advantages a fixed-address memory array with dc-stable cells has been chosen. The integrated cell area is 2.6 mil. For a supply voltage V/SUB s/=0.6 V, a standby power dissipation per cell of 5 /spl mu/W has been achieved. The cell switches within 4 ns. The differential sense current in the digit lines is /spl Delta/I/SUB s/=6 /spl mu/A.Keywords
This publication has 6 references indexed in Scilit:
- Dynamic Performance of Schottky-barrier Field-effect TransistorsIBM Journal of Research and Development, 1970
- Metallization Processes in Fabrication of Schottky-barrier FET'sIBM Journal of Research and Development, 1970
- High-speed gallium-arsenide Schottky-barrier field-effect transistorsElectronics Letters, 1970
- Microwave silicon Schottky-barrier field-effect transistorElectronics Letters, 1968
- A microwave Schottky-barrier field-effect transistorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1968
- A Unipolar "Field-Effect" TransistorProceedings of the IRE, 1952