Warp architecture and implementation
- 1 May 1986
- journal article
- Published by Association for Computing Machinery (ACM) in ACM SIGARCH Computer Architecture News
- Vol. 14 (2), 346-356
- https://doi.org/10.1145/17356.17397
Abstract
This paper describes the scan line array processor (SLAP), a new architecture designed for high-performance yet low-cost image computation. A SLAP is a SIMD linear array of processors, and hence is easy to build and scales well with VLSI technology; yet appropriate special features and programming techniques make it efficient for a surprisingly wide variety of low and medium level computer vision tasks. We describe the basic SLAP concept and some of its variants, discuss a particular planned implementation, and indicate its performance on computer vision and other applications.Keywords
This publication has 4 references indexed in Scilit:
- Warp as a machine for low-level visionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Compilation for a high-performance systolic arrayPublished by Association for Computing Machinery (ACM) ,1986
- Progress in robot road-followingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Global operations on the CMU Warp machinePublished by American Institute of Aeronautics and Astronautics (AIAA) ,1985